We report on the fabrication of gold nanohole electrodes array using combination of photolithography, deep reactive ion etching, wet etching, and focused ion beam lithography techniques. The electrode arrays were fabricated by drilling of nanoholes on a 100 nm silicon nitride membrane over a large area of titanium/gold thin film, exposing a disk-type gold nanoelectrode at the base of each hole. The electrode arrays were characterized using scanning electron microscopy (SEM), cyclic voltammetry (CV), and chronoamperometry (CA). SEM imaging of the arrays showed that the each hole is circular shape at the mouth and cone recessed disk (truncated cone) at the base. Near "steady-state" voltammetric behaviour was achieved for the oxidation of 1 mM ferrocenedicarboxylic acid in 10 mM phosphate buffered saline (PBS) at these electrode arrays. The steady-state responses at CV and CA increase with increasing the number of nanoholes in the array. Because of the reproducibility, accuracy, and miniaturization capability of the proposed fabrication technique we believe that it has potential applications in developing portable devices for biosensing.
Introduction
The development of micro-and nanofabrication techniques makes possible the facile fabrication of nanoelectrodes. The use of nanoelectrodes in electrochemical studies and applications offer numerous advantages compared to planar macroscopic electrodes such as enhanced mass transport due to the dominance of radial (3 dimensional) diffusion, as well as decreased charging current and minimized adverse effects of uncompensated solution resistance [1] . Recent advances in nanotechnology have enabled fabrication of nanoelectrodes with different shapes and sizes that can be used in developing miniaturized and portable devices for applications in health care (e.g., point-of-care devices for diagnostics) [2] , on-site detection of explosives [3] and environmental pollutants [4] .
Over the last decade, lithographic and non-lithographic techniques have widely been used for the fabrication of gold [5] and platinum [6, 7] nanoelectrodes. For example, Shao et al., developed a non-lithographic technique for the fabrication of platinum nanoelectrodes by stretching metal wires sealed on glass using a laser-based micropipette puller [8] . This electrode was successfully employed to study heterogeneous electron-transfer kinetics by cyclic voltammetry (CV) and scanning electrochemical microscopy (SECM) techniques [9] .
In another method, disk-type gold nanoelectrodes have been prepared using electrochemical deposition of gold onto platinum nanopore electrode [10] . Plasma enhanced chemical vapour deposition [11] , chemical etching [5] , self-assembly of gold nanoparticles have also been used to fabricate nanoelectrodes [12] .
Lithographic techniques offer better process control during on-chip fabrication of nanoelectrodes compared to non-lithographic fabrication techniques in terms of reproducibility and robustness of the process, and provide potential of industrial up scaling.
In recent years, electron beam lithography [13] [14] [15] [16] , nano-imprint lithography [15, 16] , and focused ion beam lithography (FIB) [14] have widely been used to fabricate devices with
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A c c e p t e d M a n u s c r i p t 4 nanostructured substrates. Among these techniques, FIB is a rapid and versatile technique for fabricating nanostructured substrates with precise dimensions because of its direct writing capability over large surface areas [17] . Arrigan and his colleagues have used this technique to fabricate platinum nanopore electrodes [18] and silicon nitride nanopore membranes [19] , with the later one used to study the ion transfer mechanism between two immiscible electrolyte solutions [19] and the former one employed to characterize diffusion profile located at the base of each nanopore [18] . In case of the former process, the thickness of deposited silicon nitride (e.g., 400-500 nm) however limits the fabrication of sub-100 nm platinum nanoelectrodes at the base of the each pore due to the high aspect ratio of the pore [18] . To the best of our knowledge, there has been no report available for the fabrication of sub-100nm electrode array on a 100 nm silicon nitride membrane in an open microchannel.
Herein, we report a method for the fabrication of gold nanohole electrodes array (50 nm diameter) in an open microchannel. Our technique is based on the stress control of thin silicon nitride (SiNx) membrane over a large area using thin layer of titanium/gold (Ti/Au) as support. A combination of photolithography, deep reactive ion etching, KOH etching, and FIB was used to fabricate these electrodes arrays. After fabrication, the electrodes were characterized by scanning electron microscopy (SEM), cyclic voltammetry and chronoamperometry.
Experimental

Fabrication
Silicon wafers (4", 300 µm thick, prime grade, orientation 100, double-side polished) coated with 100 nm super low stress silicon nitride on both the sides (refractive index: > 2. The schematic representation of the fabrication of gold nanohole array is shown in Fig.1 .
Briefly, the cleaned silicon wafer passivated with a 100 nm silicon nitride layer was further coated with positive photoresist (AZ1518, Microchemicals, Germany) to obtain a 2 µm thick resist layer, followed by soft bake for 10 min at 95 C. The coated wafer was then UV exposed for 15 s (~250 mJ/cm 2 ) using a mask aligner (EVG620, EV Group GmbH, Austria), developed in AZ 326 developer solution (Microchemicals, Germany) for 30 s, followed by rinsing with deionized (DI) water (Millipore Pvt. Ltd., Australia) and dried under the flow of nitrogen (N 2 ) gas. A 200 nm gold with 10 nm titanium adhesion layer was then deposited on the wafers using a sputter coater, and patterned via a lift off process. Finally, the wafer was rinsed with IPA and dried under the flow of N 2 gas. A typical gold electrode was about 5µm
in width (w) and 600 µm in length (l) connected with relatively large pads of 2 × 2 mm 2 . Gold alignment marks were also patterned on the wafer.
In the second lithographic step, back-side alignment was used to pattern SU8-2025 negative photoresist on the top side of the wafer as shown in Fig.1 (d) . Briefly, SU8-2025 photoresist was spin-coated to obtain 20 µm thick layer, followed by soft backing for 3 min at 65°C and Versaline TM DRIE (Plasma-Therm, USA) system using C 4 F 8 and SF 6 as reactive gasses. This process allows etching of 100 nm SiNx top layer and 220 µm of silicon to leave a silicon layer of~80 µm thickness. After this step, the wafer was diced into 25×25 mm 2 individual chips. The side with the gold electrode pattern was protected by bonding a glass cover slip (25×25 mm 2 ) using black wax. This step was designed to support the thin bottom SiNx layer.
The chips were then placed in 30% solution of KOH in DI water containing 1% IPA at 80°C
for 90 min. The etching rate for silicon under these conditions was approximately 1 µm/min.
The bottom silicon nitride layer acts as a hard mask for KOH with a slow etch rate. During this process, the SU8-2025 was detached from the chip as a thin film, which was then removed from the solution. The chips were then rinsed excessively with DI and dried under the flow of N 2 gas.
After this step, the underlying gold microelectrodes (w × l = 5 µm × 600 µm) were exposed, as shown in SEM micrographs ( 
Electrochemical Measurements
Cyclic voltammetric (CV) and chronoamperometric (CA) experiments were conducted at room temperature (22 ± 1C) in an open channel using an electrochemical analyzer CHI 730C
(CH Instruments, Austin, TX), where nanohole electrodes array was used as a working 
Results and Discussion
Gold nanohole electrode arrays were fabricated using a combination of techniques such as photolithography, DRIE, wet etching, FIB and stress control of SiNx membrane. A 100 nm layer of silicon nitride was used as the membrane in an open channel, while the nanoholes were patterned using FIB to expose the underlying gold nanoelectrodes at the base of each nanohole. Firstly, a photolithographic step was performed to fabricate an array of gold electrodes (5 µm × 600 µm) at the designated area of the wafer, as shown in Fig. 1 .
Subsequently, the negative photoresist-SU8-2025 was patterned on the top side of the wafer by backside alignment between the gold electrodes and the alignment marks. The SU8-2025 pattern acts as a protective mask during DRIE process and defines the etching area of the wafer.
The dry etching step removes the top SiNx layer and a large fraction of the silicon, thus leaving a ~80 µm of silicon, which was finally etched during the wet etching step to expose the underlying silicon nitride layer. The formation of the silicon nitride layer was examined under SEM. As can be seen in Figure 2A , SEM images for silicon nitride layer appeared as wide rough and wavy morphology. Furthermore, the gold microelectrodes patterned can also A c c e p t e d M a n u s c r i p t 8 be seen through the insulating silicon nitride membrane (left Fig. 2A ). This insulating layer was useful to protect gold micro electrodes (5 µm × 600 µm) from the aqueous environment in the open channel.
The apparent rough and wavy morphology of the membrane was believed to be due to the stress on the membrane after release from the bulk silicon support and/or insufficient support provided by the black wax backing. The residual stress of the SiNx films can be compressive or tensile, depending on the parameters used in the deposition step (temperature, total pressure, and ratio of the gas flow rates) [21] . However, the morphological characteristic of the membrane (e.g., surface characteristics) can be improved by controlling the stress values during the deposition, which is a tedious method. In the present work, we have used a relatively straightforward method to overcome this problem. We designed a large bed of gold and inter electrode gold supports along with the gold electrodes, with no interfacial connection with the electrodes, while providing sufficient support to the thin SiNx membrane (Fig. 2B) . The distance between the gold electrodes and the gold support was 20 µm. The rationale behind this approach was dictated by our observations that the SiNx membrane was remarkably smooth over the gold microelectrodes. After repeating all the fabrication steps as described above, we observed significant improvement in the morphology of the thin SiNx membrane (Fig. 2B) . It has been reported that the metal layers deposited on to the silicon substrates generally impose tensile stress [22] . We hypothesized that the tensile stress of deposited metal layers of Ti/Au compensated the residual stress in SiNx membrane, thereby stabilizing the membrane and provided excellent flatness to the membrane. This interesting fact discovered in our current study can offer a new method of supporting SiNx membrane on a large area.
After using the new fabrication scheme to generate a batch of chips, we subsequently fabricated gold nanoelectrode arrays by drilling nanoholes in the SiNx membrane and
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A c c e p t e d M a n u s c r i p t 9 exposing the gold electrodes underneath the membrane. A low dose of Gallium ions was required to make nanoholes on the 100 nm thin SiNx membrane. Fig. 3 shows SEM images of the 3×3 and 10×10 nanoholes fabricated using focused ion beam lithography with each nanohole of nominal diameter of 50 nm. The average diameter of the fabricated nanoholes in a 3×3 array was 49.8 nm with the relative standard deviation (% RSD) of 2.5% (n = 9). This diameter in a 10 × 10 array was 48.9 nm with the RSD of 4.2 % (n = 100). The reproducibility of the nanohole fabrication process was calculated by measuring the overall nanohole diameters in three separate arrays fabricated in three different batches. The RSDs of these measurements were found to be 3.06% and 6.30% (n = 3) for the 3 × 3 and 10 × 10 array electrodes, respectively, indicating the nanohole fabrication process was reproducible. It is clear from the SEM micrographs that the nanoholes are disk-shaped thereby resulting in the disk-type gold nanoelectrodes underneath. The areas, which were not exposed to the ion beam continued to act as passivation mask, thus defining the gold nanoelectrodes.
These nanohole electrode arrays were characterized by electrochemical measurements. Initially, the electrodes were electrochemically cleaned by cycling the potential between -0.3 and +1.5 V in 50 mM H 2 SO 4 . The formation of the gold oxides at electrode surface generated a reduction peak during the reverse scan of this process (e.g.,+1.5 to -0.3 V). Figure 4A shows a typical reduction peak at 0.6 V (vs. Ag wire), corresponds to the reduction of gold oxides at both the 3 × 3 and 10 × 10 electrode arrays with relative standard deviation (RSD) of < 5% (n = 5). During this cleaning process, an increased reduction peak current was observed at the 10 × 10 array ( Figure 4A been examined at the nanohole electrodes by using CV and CA techniques. Figure 4B shows a near 'steady-state' limiting current (I lim ) for the oxidation of 1 mM FcDCA in 10 mM PBS at the 3 × 3 electrode array (RSD = < 5%, n=5), indicating that the geometry of the nanohole electrodes at the base of the hole is cone recessed disk (truncated cone), as described previously by Arrigan et al. [18] . According to the Arrigan et al.'s model, the I lim value for the oxidation of ferrocenecarboxylic acids at nanopore electrode arrays with truncated cone geometry can be defined as [18] :
where n is the number of electrons transferred per molecule in the electrochemical reaction, A c c e p t e d M a n u s c r i p t 11 amperometric technique. Clearly, the value of I lim is a function of the number of nanohole electrodes in the array. The effect of the scan rates on the I lim value has also been studied at these electrodes ( Figure 4D ). As expected for disk-type microelectrodes [18] , the I lim value is independent over the range 5 -100 mVs -1 with departures at high scan rates. The departure in I lim at higher scan rates is attributed to the presence of the radial diffusion, which clearly indicates that at the higher scan rates the response is controlled by diffusion to the pore mouth rather than to the bottom disk-type electrode [18] .
Finally, the double layer capacitance (C dl ) per unit area for the electrode in 1 mM FDCA (in 10 mM PBS) was obtained from voltammetric profiles by plotting the capacitance current (I c )
at a selected potential range where no Faradaic current is evident versus the scan rate (υ).
Under ideal conditions, the relationship I c = AC dl υ exists [25] , where I c is the charging current, A is the electrode area (cm 2 ), and C dl is the capacitance of the double layer per square . These results indicate that the presence of the nanohole electrodes did not change the C dl of the structure, which is again in good agreement with previously published observation [18] . In both cases, however, the capacitance was normalized to the geometric areas of the recessed electrodes, and ignored any contributions from stray capacitance due to the SiNx contaminant, on-chip metal pads, etc.
Conclusions
We fabricated gold nanohole electrode arrays (sub-100nm) using combination of photolithography, deep reactive ion etching, wet chemical etching, and focused ion beam (blue) and 100 (red)] mV/s on the I lim measured for 1 mM ferrocenedicarboxylic acid in 10 mM PBS at 3  3 nanoelectrode array.
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